1
Discussion - Hardware / FT601 FIFO Bus AC Timing and FPGA constraints in AN_421
« on: August 16, 2018, 10:50:31 AM »
Hi! FT601datasheet (table 4.2 FIFO Bus AC timing) points that in worst case slave drive sata set up time is 3 ns. In AN_421 document (FIFO Bus Master for FT60x application note) on page 19, in timing constraints this parameter is set to 6 ns (TIMEGRP "M_FIFO_IO" OFFSET = IN 6 ns VALID 6.5 ns BEFORE "CLK" RISING). What value is correct ?