691
Discussion - Hardware / Re: txe and rxe signals in FT232H
« on: March 19, 2019, 08:59:38 AM »
Hello,
Do you mean RXF# and TXE#?
RXF#:
When high, do not read data from the FIFO. When low, there is data available in the FIFO which can be read by driving RD# low. When in synchronous mode, data is transferred on every clock that RXF# and RD# are both low. Note that the OE# pin must be driven low at least 1 clock period before asserting RD# low.
TXE#:
When high, do not write data into the FIFO. When low, data can be written into the FIFO by driving WR# low. When in synchronous mode, data is transferred on every clock that TXE# and WR# are both low.
A write operation can be started when TXE# is low.
A read operation is started when the chip drives RXF# low.
Best Regards,
FTDI Community
Do you mean RXF# and TXE#?
RXF#:
When high, do not read data from the FIFO. When low, there is data available in the FIFO which can be read by driving RD# low. When in synchronous mode, data is transferred on every clock that RXF# and RD# are both low. Note that the OE# pin must be driven low at least 1 clock period before asserting RD# low.
TXE#:
When high, do not write data into the FIFO. When low, data can be written into the FIFO by driving WR# low. When in synchronous mode, data is transferred on every clock that TXE# and WR# are both low.
A write operation can be started when TXE# is low.
A read operation is started when the chip drives RXF# low.
Best Regards,
FTDI Community