FTDI Community

Please login or register.

Login with username, password and session length.
Advanced Search  

News:

Welcome to the FTDI Community!

Please read our Welcome Note

Technical Support enquires
please contact the team
@ FTDI Support


New Bridgetek Community is now open

Please note that we have created the Bridgetek Community to discuss all Bridgetek products e.g. EVE, MCU.

Please follow this link and create a new user account to get started.

Bridgetek Community

Show Posts

You can view here all posts made by this member. Note that you can only see posts made in areas to which you currently have access.

Messages - IanPo

Pages: [1]
1
Hello!

Description of the problem:
External chip (say, FPGA) is writing a data into FTDI (2)232H chip.
After first ( in fact, after every ) 510 bytes TXE# suddenly goes up and you have data loss.
The document AN_130 says: "Although  the  RX  and  TX  buffers  are  4KB,  they  only  use  2x  512  bytes  for  each  buffer  under  FT245 Synchronous FIFO mode", so we would expect buffer override after 1024 bytes sent.

My workaround here is the following:
to use TXE# as WAIT signal (send new data only if TXE# is low and wait if it goes high).
After first 510 sent TXE# goes high for 10 clocks (~170 ns).
I added some diagrams taken with logic analyzer.

If you know any other solutions (driver fixed, maybe) it would be nice to see them.

Pages: [1]