FTDI Community

Please login or register.

Login with username, password and session length.
Advanced Search  

News:

Welcome to the FTDI Community!

Please read our Welcome Note

Technical Support enquires
please contact the team
@ FTDI Support


New Bridgetek Community is now open

Please note that we have created the Bridgetek Community to discuss all Bridgetek products e.g. EVE, MCU.

Please follow this link and create a new user account to get started.

Bridgetek Community

Show Posts

You can view here all posts made by this member. Note that you can only see posts made in areas to which you currently have access.

Topics - antgol

Pages: [1]
1
Hello, dear members of FTDI community!

I am trying to work with UMFT601X-B, I am FPGA developer. I want to use this board as a bridge between KC705 Evaluation Board (with Xilinx Kintex-7 FPGA) and a PC via USB. And I fail..

The problem is that I see no reaction from the board to anything. At first I made a simple FIFO master in FPGA according to “DS_FT600Q-FT601Q IC Datasheet”, synch FIFO 245 mode (read and write operations were supposed to be as in Figure 4.6 and Figure 4.7 “DS_FT600Q-FT601Q IC Datasheet”). I wanted to try to send something to PC and get something from PC. So if TXE_N = 0, FIFO master sends several bytes once per M clock cycles. If RXE_N = 0 (that means UMFT601X-B got some data from PC) FIFO master would read it. A programmer made a simple PC application that sends and receives data via UMFT601X-B.

I connected everything and started to monitor signals. First of all, if PC application does not read or write, then after several seconds clock from UMFT601X-B goes down. That is not convenient, but not the biggest problem. The main problem is that I see no changes on TXE_N and RXE_N lines whatever happens in the application. So at first after Reset TXE_N = ‘1’, RXE_N = ‘1’, then RXE_N = ‘1’ and TXE_N = ‘0’ forever. No reaction to read or write. I thought that it might be an application problem, so I tried FT600DataLoopbackDemoApp.exe, which I downloaded from http://www.ftdichip.com. But still no changes on TXE_N and RXE_N when I tried to write or read.

Ok, then I downloaded FPGA project for that FT600DataLoopbackDemoApp.exe, it is intended for Spartan6 Evaluation board SP601. I do not have that evaluation board, so I changed it for KC705 Evaluation Board (the changes are not so big: I regenerated memory and changed pins). But still I could run the test neither in Multi Channel nor in 245 Mode.

So I am puzzled. Surely I may have made mistakes somewhere, but what to do next? How can I check without Spartan6 Evaluation board SP601 that the module UMFT601X-B works at all? Maybe someone could give me test project for KC705 Evaluation Board? Or some advice about a simple basic check?

Jumper settings:
JP1: 1-2, JP2: 1-2 (that is power from VBUS)
JP3 1-2, JP6 open (VCCIO=2.5V)
JP4 and JP5: I tried both 1-2, 1-2 (Multi-channel mode, 4 channels) and 2-3, 2-3 (Synch FIFO 245 mode) for FT600DataLoopbackDemoApp.exe

I can also upload pins or the projects itself if anyone cares about it. Any help would be appreciated.

Anton

P.S. Here is the log of FT600DataLoopbackDemoApp.exe

Quote
List of Connected Devices!

Device[0]
   Flags: 0x2 [USB 2]  |  Type: 601 [FT60X]  |  ID: 0x0403601F  |  ftHandle: 0x0
   Description: FTDI SuperSpeed-FIFO Bridge
   SerialNumber: 000000000001

Device with Serial Number [000000000001] opened! Device[0]!

Device Firmware Version: 0x0109
D3XX Driver Version: 0x01020006 | D3XX Library Version: 0x01020006

[EP02] FT600DataLoopback_Output\20171011_170613_PayloadEP02.txt
[EP02] Written 3072 bytes to device!

WARNING!!!
Could not read anything from FIFO master. Please check if FPGA image is correct!
Troubleshooting Guide:
   1) Unplug device.
   2) Is FPGA image for 245 mode or 600 mode?
   Make sure chip is also configured using the same mode.
   3) Is FPGA image for FT601 (32-bit) or FT600 (16-bit)?
   Make sure PCB board has the matching architecture.
   4) Are the jumpers and switches correct?
   Make sure jumpers and switches are set correctly on the FPGA board and PCB board.
[EP82] Read 0 bytes from device!
[EP02] Written 0 bytes to device!
[EP02] Written 0 bytes to device!

WARNING!!!
Could not read anything from FIFO master. Please check if FPGA image is correct!
Troubleshooting Guide:
   1) Unplug device.
   2) Is FPGA image for 245 mode or 600 mode?
   Make sure chip is also configured using the same mode.
   3) Is FPGA image for FT601 (32-bit) or FT600 (16-bit)?
   Make sure PCB board has the matching architecture.
   4) Are the jumpers and switches correct?
   Make sure jumpers and switches are set correctly on the FPGA board and PCB board.
[EP82] Read 0 bytes from device!
So at first the application thought that something was written, reading never succeeded. But flags never changed during readings and writings as in the picture:
https://yadi.sk/i/6nprLjEV3NgTpx

Pages: [1]