FTDI Community

Please login or register.

Login with username, password and session length.
Advanced Search  

News:

Welcome to the FTDI Community!

Please read our Welcome Note

Technical Support enquires
please contact the team
@ FTDI Support


New Bridgetek Community is now open

Please note that we have created the Bridgetek Community to discuss all Bridgetek products e.g. EVE, MCU.

Please follow this link and create a new user account to get started.

Bridgetek Community

Author Topic: FT2232H Channel B GPIOs Hold State while Channel A in Sync FIFO mode?  (Read 401 times)

jimbuk2

  • Newbie
  • *
  • Posts: 2
    • View Profile

I want to use Channel A in FT245 Synchronous FIFO mode for bulk data transfer from an FPGA to PC. I want to use Channel B in MPSSE mode to send registers to a few SPI devices and use the GPIOs as enable and switch lines for other ICs. I know that Channel B is unavailable while Channel A is in FT245 Synchronous FIFO mode. However, if I assert my Channel B GPIOs prior to switching over to Sync FIFO mode will the Channel B GPIOs hold their state?
Logged

FTDI Community

  • Administrator
  • Hero Member
  • *****
  • Posts: 603
    • View Profile
Re: FT2232H Channel B GPIOs Hold State while Channel A in Sync FIFO mode?
« Reply #1 on: December 21, 2020, 11:56:33 AM »

Hello,

Yes you can find details of the behaviour of the Port B lines in chapter 4.13 of this datasheet below:

https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT2232H.pdf

Hope it helps,

Best Regards, FTDI Community
Logged

jimbuk2

  • Newbie
  • *
  • Posts: 2
    • View Profile
Re: FT2232H Channel B GPIOs Hold State while Channel A in Sync FIFO mode?
« Reply #2 on: December 22, 2020, 02:00:04 PM »

Great- sorry I missed that. Thank you for the reference and the reassurance.
Logged